AMENDMENTS TO THE SPECIFICATION

Please replace the paragraph on page 21, lines 1-18 as follows:

The queue flush function of the invention recognizes that once a command of a particular command type has been arbitrated, the performance of the memory subsystem is enhanced if priority continues to be given to that command type for as long as a valid command exists until a programmable number of commands within that same type are executed. Using the queue flush function in conjunction with the command reordering function described with respect to Figures 5 and 6, thrashing can be thus prevented. In the embodiment of the invention described, the queue flush function is utilized only for STORE and INTERVENTION STORE commands because FETCH commands are given priority over STORE and INTERVENTION STORE commands in the arbitration logic 720. Again, the priority of a particular command and whether the queue flush function is applied to that or other types of commands can change according to the architecture of the computer processing system and the memory subsystem and/or the applications. In the particular embodiment presented herein, It it is preferred that the queue flush function has priority over the FETCH commands. It is also preferred that the number and type of commands to which the queue flush functions are applicable be programmable.

Please replace page 22 of the specification, page 22, lines 1-28 as follows:

The FIFO queue flush function will now be described. The arbitration logic 720 outputs a control signal 722 to choose a valid command from one of the types allowed by the memory system, i.e., the arbitration logic 720 chooses one of a FETCH, STORE, or INTERVENTION STORE command based on its

5   arbitration and priority scheme and outputs the command to the command output register 724. At the same time, arbitration logic enables the flush mode indicator 752 along control path 764 to initialize 756 the flush command counter 758 for that command type. For each cycle, the flush mode control 750 of each command type monitors each command selected on that cycle through

10   the command output register 724 to determine if the selected command is of its respective type at block 810. When the command is of same type, the flush mode control 750 decrements 760 the flush command counter at block 760. If the command output along path 728 from the command output register 724 is of a different type, the flush mode control 750 outputs a reset signal 754 to the

15   flush command counter 758 and notifies that flush mode indicator 752 that the command type has changed at 754. Initialization 756 of the flush command counter 758 occurs when the first command of a particular type is received at the flush mode control 750. The flush mode indicator 752 notifies the arbitration logic 720 that flush mode is activated for that command type

20   and priority is then given to valid commands of that command type. Another

valid command of that command type is selected and output to the command

output register 724 with input to the flush mode control 750 of each command

type along path 728. The decrementer 760 of the command type continues to

subtract the number of commands of that type until ~~either~~ the counter reaches

zero. Thus, the FIFO queue 510 of a particular command type can be flushed

based on the reordering priority unless arbitration logic 720 intervenes with a

different priority scheme in which case arbitration logic provides feedback 752

to disable the flush mode for that command type. When a command type other

than the command type for

Please replace the paragraph in the specification on page 23, lines 5-15:

5   The queue flush function allows the memory subsystem to take greatest

advantage of the command reordering. Command reordering permits the

command with the least cycle penalty to be completed next. Without a flush

function, arbitration may cause a thrashing by alternating between STORE and

FETCH commands. When the memory subsystem switches between STORE

10   and FETCH commands on alternate cycles, the direction of the data bus also

switches. A dead cycle is inserted between STORE and FETCH commands to

allow the data bus to stabilize. Thus a performance penalty of one memory

cycle exists under these conditions and the efficiency obtained from command

reordering may be compromised. This thrashing may be reduced using a flush

15   function to select the same command type for several commands.